"Generalized net models of basic sequential logic circuits."

Lenko Erbakanov et al. (2016)

> Home

Details and statistics

DOI: 10.1109/IS.2016.7737483

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/is/ErbakanovASS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/is/ErbakanovASS16
Lenko Erbakanov, Krassimir T. Atanassov, Sotir Sotirov, Stanislav Simeonov:
Generalized net models of basic sequential logic circuits. IEEE Conf. on Intelligent Systems 2016: 579-583

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.