"Soft error immune latch design for 20 nm bulk CMOS."

Taiki Uemura et al. (2015)

Details and statistics

DOI: 10.1109/IRPS.2015.7112825

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics