"Design and Optimization of the NAND ESD Clamp in CMOS Technology."

Jian Liu, Nathaniel Peachey (2019)

> Home

Details and statistics

DOI: 10.1109/IRPS.2019.8720605

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/irps/LiuP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/LiuP19
Jian Liu, Nathaniel Peachey:
Design and Optimization of the NAND ESD Clamp in CMOS Technology. IRPS 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.