"Designing soft-error-aware circuits with power and speed optimization."

H. Jiang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IRPS.2018.8353692

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/irps/JiangZNMB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/JiangZNMB18
H. Jiang, H. Zhang, Balaji Narasimham, Lloyd W. Massengill, Bharat L. Bhuva:
Designing soft-error-aware circuits with power and speed optimization. IRPS 2018: 5-1

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.