"A Parallel, Energy Efficient Hardware Architecture for the merAligner on ..."

Lorenzo Di Tucci et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IPDPSW.2018.00041

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipps/TucciCCHDS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/TucciCCHDS18
Lorenzo Di Tucci, Davide Conficconi, Alessandro Comodi, Steven A. Hofmeyr, David Donofrio, Marco D. Santambrogio:
A Parallel, Energy Efficient Hardware Architecture for the merAligner on FPGA Using Chisel HCL. IPDPS Workshops 2018: 214-217

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.