"An FPGA-Based Accelerator for Graph Embedding using Sequential Training ..."

Kazuki Sunaga, Keisuke Sugiura, Hiroki Matsutani (2024)

> Home

Details and statistics

DOI: 10.1109/IPDPSW63119.2024.00040

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ipps/SunagaSM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/SunagaSM24
Kazuki Sunaga, Keisuke Sugiura, Hiroki Matsutani:
An FPGA-Based Accelerator for Graph Embedding using Sequential Training Algorithm. IPDPS (Workshops) 2024: 148-154

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.