"Low-Power Reconfigurable VLSI Architecture for the Implementation of FIR ..."

Evangelos F. Stefatos et al. (2005)

> Home

Details and statistics

DOI: 10.1109/IPDPS.2005.271

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipps/StefatosWAT05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/StefatosWAT05
Evangelos F. Stefatos, Wei Han, Tughrul Arslan, Robert Thomson:
Low-Power Reconfigurable VLSI Architecture for the Implementation of FIR Filters. IPDPS 2005

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.