"Partial Region and Bitstream Cost Models for Hardware Multitasking on ..."

Aurelio Morales-Villanueva, Ann Gordon-Ross (2015)

> Home

Details and statistics

DOI: 10.1109/IPDPSW.2015.148

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipps/Morales-Villanueva15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/Morales-Villanueva15
Aurelio Morales-Villanueva, Ann Gordon-Ross:
Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs. IPDPS Workshops 2015: 90-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.