"Design-time reliability evaluation for digital circuits."

Mohamed A. Abufalgha, Alex Bystrov (2017)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2017.8046196

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iolts/AbufalghaB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/AbufalghaB17
Mohamed A. Abufalgha, Alex Bystrov:
Design-time reliability evaluation for digital circuits. IOLTS 2017: 39-44

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.