"A Novel Approximate Adder Design Methodology with Single LUT Delay for ..."

Tuaha Nomani, Mujahid Mohsin (2019)

> Home

Details and statistics

DOI: 10.1109/INTELLECT47034.2019.8955460

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/intellec/NomaniM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/intellec/NomaniM19
Tuaha Nomani, Mujahid Mohsin:
A Novel Approximate Adder Design Methodology with Single LUT Delay for Fault-tolerant FPGA-based Systems. INTELLECT 2019: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.