"A VLSI Circuit Model Accounting for Wire Delay."

Ce Jin, R. Ryan Williams, Nathaniel Young (2024)

> Home

Details and statistics

DOI: 10.4230/LIPICS.ITCS.2024.66

access: open

type: Conference or Workshop Paper

metadata version: 2024-01-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/innovations/0001WY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/innovations/0001WY24
Ce Jin, R. Ryan Williams, Nathaniel Young:
A VLSI Circuit Model Accounting for Wire Delay. ITCS 2024: 66:1-66:22

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.