"Design Framework for Ferroelectric Gate Stack Engineering of Vertical NAND ..."

Dipjyoti Das et al. (2024)

> Home

Details and statistics

DOI: 10.1109/IMW59701.2024.10536982

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/imw2/DasFRSPATCCKWLKKHYDK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imw2/DasFRSPATCCKWLKKHYDK24
Dipjyoti Das, Lance Fernandes, Prasanna Venkatesan Ravindran, Taeyoung Song, Chinsung Park, Nashrah Afroze, Mengkun Tian, Hang Chen, Winston Chem, Kijoon Kim, Jongho Woo, Suhwan Lim, Kwangsoo Kim, Wanki Kim, Daewon Ha, Shimeng Yu, Suman Datta, Asif Islam Khan:
Design Framework for Ferroelectric Gate Stack Engineering of Vertical NAND Structures for Efficient TLC and QLC Operation. IMW 2024: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.