"Software Controlled Reconfigurable On-Chip Memory for High Performance ..."

Hiroshi Nakamura, Masaaki Kondo, Taisuke Boku (2000)

> Home

Details and statistics

DOI: 10.1007/3-540-44570-6_2

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ims/NakamuraKB00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ims/NakamuraKB00
Hiroshi Nakamura, Masaaki Kondo, Taisuke Boku:
Software Controlled Reconfigurable On-Chip Memory for High Performance Computing. Intelligent Memory Systems 2000: 15-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.