"Design of analog subthreshold Encoded Neural Network circuit in sub-100nm ..."

Benoit Larras et al. (2015)

> Home

Details and statistics

DOI: 10.1109/IJCNN.2015.7280672

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ijcnn/LarrasLSA15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ijcnn/LarrasLSA15
Benoit Larras, Cyril Lahuec, Fabrice Seguin, Matthieu Arzel:
Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS. IJCNN 2015: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.