![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI."
Stefan Lachowicz, Kamran Eshraghian, Hans-Jörg Pfleiderer (1999)
- Stefan Lachowicz, Kamran Eshraghian, Hans-Jörg Pfleiderer:
Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI. VLSI 1999: 245-256
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.