"Reconfigurable Architecture Using High Speed FPGA."

Lounis Kessal et al. (2001)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2010-07-14

- no documents available
- export record
  dblp key:
  - conf/ifip10-5/KessalBDBK01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ifip10-5/KessalBDBK01
Lounis Kessal, R. Bourguiba, Didier Demigny, N. Boudouani, Si Mahmoud Karabernou:
Reconfigurable Architecture Using High Speed FPGA. VLSI-SOC 2001: 75-86

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.