![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A > 70dB Digital Readout Circuit Implemented in 65nm CMOS for 10 $\mu ..."
Rico Jossel Maestro, Patrick Merken, Filip Tavernier (2024)
- Rico Jossel Maestro, Patrick Merken, Filip Tavernier:
A > 70dB Digital Readout Circuit Implemented in 65nm CMOS for 10 $\mu \mathrm{m}$ SWIR InGaAs Pixels. IEEE SENSORS 2024: 1-4
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.