"Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in ..."

Tingting Yu et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3070617.3070643

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieea/YuCLWZ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieea/YuCLWZ17
Tingting Yu, Lei Chen, Xuewu Li, Shuo Wang, Jing Zhou:
Analyzing the Single Event Upset Sensitivity of Digital Clock Manager in Virtex-5 FPGA. IEEA 2017: 112-116

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.