"Hardware-In-the-Loop simulation of a DC-machine with INTEL FPGA boards."

P. Saenger, Mickaël Hilairet (2018)

> Home

Details and statistics

DOI: 10.1109/IECON.2018.8591602

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/SaengerH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/SaengerH18
P. Saenger, Mickaël Hilairet:
Hardware-In-the-Loop simulation of a DC-machine with INTEL FPGA boards. IECON 2018: 2815-2820

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.