"Hardware-In-the-Loop Simulation of a High Frequency Interleaved Converter ..."

Téo Robert et al. (2022)

> Home

Details and statistics

DOI: 10.1109/IECON49645.2022.9968950

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/RobertMCG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/RobertMCG22
Téo Robert, Romain Monthéard, Valentin Combet, Mathieu Gavelle:
Hardware-In-the-Loop Simulation of a High Frequency Interleaved Converter based on a Low-Cost FPGA Platform. IECON 2022: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.