"Comparison of Current Suppression Methods to Enhance Short Circuit ..."

Ajit Kanale, B. Jayant Baliga (2019)

> Home

Details and statistics

DOI: 10.1109/IECON.2019.8926781

access: closed

type: Conference or Workshop Paper

metadata version: 2020-01-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/KanaleB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/KanaleB19
Ajit Kanale, B. Jayant Baliga:
Comparison of Current Suppression Methods to Enhance Short Circuit Capability of 1.2 kV SiC Power MOSFETs: A New Approach using a Series-connected, Gate-Source-Shorted Si Depletion-Mode MOSFET vs Reduced Gate Bias Operation. IECON 2019: 5114-5119

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.