"Parasitic Inductance Design for Preventing Oscillatory False Triggering of ..."

Yusuke Hatakenaka et al. (2021)

> Home

Details and statistics

DOI: 10.1109/IECON48115.2021.9589541

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/HatakenakaUIHT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/HatakenakaUIHT21
Yusuke Hatakenaka, Kazuhiro Umetani, Masataka Ishihara, Eiji Hiraki, Hiroshi Tadano:
Parasitic Inductance Design for Preventing Oscillatory False Triggering of Parallel-Connected GaN-FETs. IECON 2021: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.