"A 5-bit 1.5 GS/s ADC using reduced comparator architecture."

Saloni, Manish Goswami, B. R. Singh (2013)

> Home

Details and statistics

DOI: 10.1109/IDT.2013.6727113

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/idt/SaloniGS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/idt/SaloniGS13
Saloni, Manish Goswami, B. R. Singh:
A 5-bit 1.5 GS/s ADC using reduced comparator architecture. IDT 2013: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.