"Hardware Accelerated Image Processing on an FPGA-SoC Based Vision System ..."

Dietmar Scharf et al. (2019)

> Home

Details and statistics

DOI: 10.1007/978-3-030-34995-0_1

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icvs/ScharfVLRTVVG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icvs/ScharfVLRTVVG19
Dietmar Scharf, Bach Le Viet, Thi Bich Hoa Le, Janine Rechenberg, Stefan Tschierschke, Ernst Vogl, Ambra Vandone, Mattia Giardini:
Hardware Accelerated Image Processing on an FPGA-SoC Based Vision System for Closed Loop Monitoring and Additive Manufacturing Process Control. ICVS 2019: 3-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.