"A New Low-Power and High Speed Viterbi Decoder Architecture."

Chang-Jin Choi et al. (2006)

> Home

Details and statistics

DOI: 10.1007/978-3-540-71789-8_29

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icuct/ChoiYCL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icuct/ChoiYCL06
Chang-Jin Choi, Sang-Hun Yoon, Jong-Wha Chong, Shouyin Liu:
A New Low-Power and High Speed Viterbi Decoder Architecture. ICUCT 2006: 283-291

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.