"FPGA design and implementation of the Joint Viterbi Detector Decoder."

Brahim Hamadicharef, Kheong Sann Chan (2016)

> Home

Details and statistics

DOI: 10.1109/ICSPCS.2016.7843367

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icspcs/HamadicharefC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icspcs/HamadicharefC16
Brahim Hamadicharef, Kheong Sann Chan:
FPGA design and implementation of the Joint Viterbi Detector Decoder. ICSPCS 2016: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.