"Design and Implementation of Ultrashort Baseline Transmission and Data ..."

Xian Cen et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICSPCC59353.2023.10400278

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icspcc/CenCZWXX23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icspcc/CenCZWXX23
Xian Cen, Junfeng Chen, Zhaotong Zhu, Jing Wang, Shilong Xu, Yingying Xia:
Design and Implementation of Ultrashort Baseline Transmission and Data Acquisition Module Based on FPGA. ICSPCC 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.