![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Device and Circuit Level Performance Analysis of a New Nanoscale DGJL ..."
Elasaad Chebaki et al. (2018)
- Elasaad Chebaki, Fayçal Djeffal, Toufik Bentrcia, Hichem Ferhati:
Device and Circuit Level Performance Analysis of a New Nanoscale DGJL MOSFET Design Using an Accurate Numerical Computation. ICSENT 2018: 36:1-36:5
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.