"A Survey on Design and Implementation of Floating Point Adder in FPGA."

Luka Daoud, Dawid Zydek, Henry Selvaraj (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-08422-0_129

access: closed

type: Conference or Workshop Paper

metadata version: 2018-08-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icseng/DaoudZS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icseng/DaoudZS14
Luka Daoud, Dawid Zydek, Henry Selvaraj:
A Survey on Design and Implementation of Floating Point Adder in FPGA. ICSEng 2014: 885-892

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.