"A two-tier memory architecture for high-performance multiprocessor systems."

Tam M. Nguyen, Vason P. Srini, Alvin M. Despain (1988)

> Home

Details and statistics

DOI: 10.1145/55364.55396

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ics/NguyenSD88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ics/NguyenSD88
Tam M. Nguyen, Vason P. Srini, Alvin M. Despain:
A two-tier memory architecture for high-performance multiprocessor systems. ICS 1988: 326-336

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.