"Barrier-Aware Warp Scheduling for Throughput Processors."

Yuxi Liu et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2925426.2926267

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ics/LiuYERLWWX16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ics/LiuYERLWWX16
Yuxi Liu, Zhibin Yu, Lieven Eeckhout, Vijay Janapa Reddi, Yingwei Luo, Xiaolin Wang, Zhenlin Wang, Cheng-Zhong Xu:
Barrier-Aware Warp Scheduling for Throughput Processors. ICS 2016: 42:1-42:12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.