"An integrated memory array processor with a synchronous-DRAM interface for ..."

Nobuyuki Yamashita, Yoshihiro Fujita, Shin'ichiro Okazaki (1996)

> Home

Details and statistics

DOI: 10.1109/ICPR.1996.547630

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icpr/YamashitaFO96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpr/YamashitaFO96
Nobuyuki Yamashita, Yoshihiro Fujita, Shin'ichiro Okazaki:
An integrated memory array processor with a synchronous-DRAM interface for real-time vision applications. ICPR 1996: 575-580

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.