"Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation."

Tetsu Kobayashi, Shigeyuki Sato, Hideya Iwasaki (2015)

> Home

Details and statistics

DOI: 10.1109/ICPP.2015.69

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-23

- view
  authority control:
- export record
  dblp key:
  - conf/icpp/KobayashiSI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpp/KobayashiSI15
Tetsu Kobayashi, Shigeyuki Sato, Hideya Iwasaki:
Efficient Use of Hardware Transactional Memory for Parallel Mesh Generation. ICPP 2015: 600-609

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.