"Partial Flattening: A Compilation Technique for Irregular Nested ..."

Ming-Hsiang Huang, Wuu Yang (2016)

> Home

Details and statistics

DOI: 10.1109/ICPP.2016.70

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icpp/HuangY16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpp/HuangY16
Ming-Hsiang Huang, Wuu Yang:
Partial Flattening: A Compilation Technique for Irregular Nested Parallelism on GPGPUs. ICPP 2016: 552-561

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.