"Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an ..."

Janak Sharda et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3407197.3407215

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icons2/ShardaDJB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icons2/ShardaDJB20
Janak Sharda, Nilabjo Dey, Ankesh Jain, Debanjan Bhowmik:
Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an Analog Hardware Neural Network for Accurate and Scalable On-Chip Learning. ICONS 2020: 13:1-13:8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.