"The Design and Implementation of a Latency-Aware Packet Classification for ..."

Yu-Kai Chiu et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3301326.3301368

access: closed

type: Conference or Workshop Paper

metadata version: 2019-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icncc/ChiuRSH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icncc/ChiuRSH18
Yu-Kai Chiu, Shanq-Jang Ruan, Chung-An Shen, Chun-Chi Hung:
The Design and Implementation of a Latency-Aware Packet Classification for OpenFlow Protocol based on FPGA. ICNCC 2018: 64-69

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.