"Modeling of 10-bits, 40 MHz, low power pipelined ADC utilizing novel ..."

Jiri Haze et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ICNICONSMCL.2006.151

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icn/HazeFSV06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icn/HazeFSV06
Jiri Haze, Lukas Fujcik, Ondrej Sajdl, Radimir Vrba:
Modeling of 10-bits, 40 MHz, low power pipelined ADC utilizing novel background calibration. ICN/ICONS/MCL 2006: 180

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.