"VLSI Hardware Architecture of Real Time Pattern Classification using ..."

Priyanka Chaudhary, Manish Kumar Sharma (2017)

> Home

Details and statistics

DOI: 10.1145/3145511.3145521

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icmssp/ChaudharyS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icmssp/ChaudharyS17
Priyanka Chaudhary, Manish Kumar Sharma:
VLSI Hardware Architecture of Real Time Pattern Classification using Naïve Bayes Classifier. ICMSSP 2017: 61-65

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.