![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A reconfigurable digital signal processor architecture for high-efficiency ..."
Li-Hsun Chen et al. (2002)
- Li-Hsun Chen, Wei-Lung Liu, Oscal T.-C. Chen, Ruey-Liang Ma:
A reconfigurable digital signal processor architecture for high-efficiency MPEG-4 video encoding. ICME (2) 2002: 165-168
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.