"A reconfigurable digital signal processor architecture for high-efficiency ..."

Li-Hsun Chen et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ICME.2002.1035538

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icmcs/ChenLCM02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icmcs/ChenLCM02
Li-Hsun Chen, Wei-Lung Liu, Oscal T.-C. Chen, Ruey-Liang Ma:
A reconfigurable digital signal processor architecture for high-efficiency MPEG-4 video encoding. ICME (2) 2002: 165-168

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.