"AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design ..."

Mohammad Ismael, Ayman Hroub, Abdellatif Abu-Issa (2023)

> Home

Details and statistics

DOI: 10.1109/ICM60448.2023.10378885

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icm2/IsmaelHA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icm2/IsmaelHA23
Mohammad Ismael, Ayman Hroub, Abdellatif Abu-Issa:
AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design Verification. ICM 2023: 162-167

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.