![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology ..."
Bakr Hesham, El-Sayed A. M. Hasaneen, Hesham F. A. Hamed (2019)
- Bakr Hesham, El-Sayed A. M. Hasaneen, Hesham F. A. Hamed:
Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology. ICM 2019: 325-329
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.