"A 500 MS/s 6 bits delay line ADC with inherit sample & hold."

Ali H. Hassan et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICM.2014.7071815

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icm2/HassanAMAHIRM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icm2/HassanAMAHIRM14
Ali H. Hassan, Maged Ali, Nabil Mohammed, Ahmed Ali, Mohammed Hassoubh, M. Wagih Ismail, Mohammed Refky, Hassan Mostafa:
A 500 MS/s 6 bits delay line ADC with inherit sample & hold. ICM 2014: 96-99

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.