"A new FPGA-based DPLL algorithm to improve SAT solvers."

Khadija Bousmar et al. (2015)

Details and statistics

DOI: 10.1109/ICM.2015.7438045

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-05