"A Lightweight 256-Bit Hash Function for Hardware and Low-End Devices: ..."

Shoichi Hirose et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-24209-0_10

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icisc/HiroseIKOPY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icisc/HiroseIKOPY10
Shoichi Hirose, Kota Ideguchi, Hidenori Kuwakado, Toru Owada, Bart Preneel, Hirotaka Yoshida:
A Lightweight 256-Bit Hash Function for Hardware and Low-End Devices: Lesamnta-LW. ICISC 2010: 151-168

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.