"MFAST: a single chip highly parallel image processing architecture."

Gerald G. Pechanek et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ICIP.1995.529041

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icip/PechanekSVG95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icip/PechanekSVG95
Gerald G. Pechanek, M. Stojancic, Stamatis Vassiliadis, C. John Glossner:
MFAST: a single chip highly parallel image processing architecture. ICIP 1995: 69-72

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.