"System analysis of VLSI architecture for motion-compensated temporal ..."

Ching-Yeh Chen et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ICIP.2005.1530561

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icip/ChenHCLC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icip/ChenHCLC05
Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hau Chen, Chung-Jr Lian, Liang-Gee Chen:
System analysis of VLSI architecture for motion-compensated temporal filtering. ICIP (3) 2005: 992-995

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.