"Performance parameters optimization and implementation of adder/subtractor ..."

Vandana Shukla et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ICIINFS.2016.8262959

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iciis/ShuklaSMT16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iciis/ShuklaSMT16
Vandana Shukla, O. P. Singh, Ganga Ram Mishra, Raj Kumar Tiwari:
Performance parameters optimization and implementation of adder/subtractor circuit using reversible logic approach. ICIIS 2016: 323-328

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.