"Hardware Implementations with High Throughput, Low-Latency and Low-Area ..."

Sultan Alqahtani et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ICFPT51103.2020.00043

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icfpt/AlqahtaniZSMW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icfpt/AlqahtaniZSMW20
Sultan Alqahtani, Yiqun Zhu, Qizhi Shi, Xiaolin Meng, Xinhua Wang:
Hardware Implementations with High Throughput, Low-Latency and Low-Area for Matrix Inversion. FPT 2020: 250-255

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.