"A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable ..."

Isamu Kajitani et al. (1998)

> Home

Details and statistics

DOI: 10.1007/BFB0057602

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ices/KajitaniHNYNYIKIKH98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ices/KajitaniHNYNYIKIKH98
Isamu Kajitani, Tsutomu Hoshino, Daisuke Nishikawa, Hiroshi Yokoi, Shogo Nakaya, Tsukasa Yamauchi, Takeshi Inuo, Nobuki Kajihara, Masaya Iwata, Didier Keymeulen, Tetsuya Higuchi:
A Gate-Level EHW Chip: Implementing GA Operations and Reconfigurable Hardware on a Single LSI. ICES 1998: 1-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.