"Multilayer perceptron network with integrated training algorithm in FPGA."

Alvaro Narciso Perez-Garcia et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICEEE.2014.6978300

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iceee/Perez-GarciaTFG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iceee/Perez-GarciaTFG14
Alvaro Narciso Perez-Garcia, Gerardo Marcos Tornez-Xavier, Luis M. Flores-Nava, Felipe Gomez-Castañeda, Jose A. Moreno-Cadenas:
Multilayer perceptron network with integrated training algorithm in FPGA. CCE 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.